In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
DK_START_GW2A-LV18PG256C8I7_V2.0

Previous Name :

DK-START-GW2A18-V2.0

DK_START_GW2A-LV18PG256C8I7_V2.0

The DK_START_GW2A-LV18PG256C8I7_V2.0 is a high-speed FPGA development board based on the GW2A Arora FPGA, designed for DDR3-based data storage, high-speed communication testing, and system-level FPGA evaluation.

It integrates 2 Gbit DDR3 memory (16-bit, up to 1600 MT/s) and dual Gigabit Ethernet interfaces, along with LVDS, SD card, GPIO, and external Flash, switches, and clocks, providing a robust platform for networking, data processing, and high-bandwidth FPGA applications.

Recommended Use:

Evaluating high-speed FPGA designs that require DDR3 memory and Gigabit Ethernet connectivity for data transfer and system validation.

 

Best For:

  • DDR3-based high-bandwidth FPGA designs
  • Gigabit Ethernet communication and testing
  • High-speed data storage and transfer
  • FPGA functional evaluation and hardware validation

 

Documents Download
User Guide DK_START_GW2A-LV18PG256C8I7_V2.0 User Guide Download
Schematic DK_START_GW2A-LV18PG256C8I7_V2.0 SCH Download
Contact Sample