お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
サポート
戻る
DK_START_GW2A-LV18PG256C8I7_V2.0
Previous Name :
DK-START-GW2A18-V2.0
The DK_START_GW2A-LV18PG256C8I7_V2.0 is a high-speed FPGA development board based on the GW2A Arora FPGA, designed for DDR3-based data storage, high-speed communication testing, and system-level FPGA evaluation.
It integrates 2 Gbit DDR3 memory (16-bit, up to 1600 MT/s) and dual Gigabit Ethernet interfaces, along with LVDS, SD card, GPIO, and external Flash, switches, and clocks, providing a robust platform for networking, data processing, and high-bandwidth FPGA applications.
Recommended Use:
Evaluating high-speed FPGA designs that require DDR3 memory and Gigabit Ethernet connectivity for data transfer and system validation.
Best For:
- DDR3-based high-bandwidth FPGA designs
- Gigabit Ethernet communication and testing
- High-speed data storage and transfer
- FPGA functional evaluation and hardware validation
