In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Back
DK_START_GW2AR-LV18EQ144PC8I7_V1.1

Previous Name: DK-START-GW2AR18 V1.1

GW2AR-LV18EQ144PC8I7

DK_START_GW2AR-LV18EQ144PC8I7_V1.1 development board adopts the GW2AR-18 device. 64Mbit PSRAM is embedded in this device. The GW2AR series of FPGA products are the first generation products of
the Arora® family. They offer one form of SIP chip. The main difference
between the GW2A series and the GW2AR series is that the GW2AR
series integrates abundant memories. The GW2AR series also provides
high-performance DSP resources, a high-speed LVDS interface, and
abundant BSRAM resources. These embedded resources in combination with a streamlined FPGA architecture with 55nm process make the GW2AR series of FPGA products suitable for high-speed and low-cost applications.

 

The development board offers abundant external interfaces, including LVDS interfaces, GPIO interfaces, slide switches, key switches, LED, reset, clock resources, etc.

Documents Download
Schematic DK_START_GW2AR-LV18EQ144PC8I7_V1.1 SCH Download
User Guide DK_START_GW2AR-LV18EQ144PC8I7_V1.1 Development Board User Guide Download
Contact Sample