お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
サポート
戻る
DK_START_GW2AR-LV18EQ144PC8I7_V1.1
Previous Name: DK-START-GW2AR18 V1.1
The DK_START_GW2AR-LV18EQ144PC8I7_V1.1 is a starter-to-intermediate FPGA development board based on the GW2AR Arora FPGA, which integrates 64 Mbit of on-chip PSRAM in a single SiP device.
It provides LVDS and GPIO interfaces, along with onboard switches, LEDs, clock, and reset, making it a practical platform for evaluating memory-enabled FPGA designs, high-speed I/O, and system-level prototyping without the need for external DRAM.
Recommended Use:
Developing and validating FPGA designs that benefit from integrated PSRAM for data buffering, control logic, and high-speed LVDS interfaces.
Best For:
- FPGA designs using integrated PSRAM (SiP)
- LVDS-based high-speed interfaces
- Entry-to-mid-level FPGA prototyping
- Memory-enabled embedded systems
- Hardware validation and functional debugging