In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Back
DK_START_GW1NSR-LV4CQN48PC7I6_V1.1

Previous Name: DK-START-GW1NSR-4C_QN48P

DK_START_GW1NSR-LV4CQN48PC7I6_V1.1

The development board adopts the GW1NSR-4C SoC FPGA. SoC FPFA is embedded with an ARM Cortex-M3 hard core processor. When the ARM Cortex-M3 hard-core processor is employed as the core, the needs of the Min. memory can be met. FPGA logic resources and other embedded resources can flexibly facilitate the peripheral control functions, whichprovide excellent calculation functions and exceptional system response interrupts. They also offer high performance, low power consumption, flexible usage, instant start-up, affordability, nonvolatile, high security, and abundant package types, among other benefits.

 

The development board offers abundant external interfaces, including MIPI/LVDS interfaces, GPIO interfaces, etc. There are also button, LED and other resources for developers or fans to learn to use.

Documents Download
Schematic Gowin Minimum FPGA System SCH Download
BSDL BSDL Download
SCH Symbol Gowin FPGA SCH Symbol Download
User Guide DK_START_GW1NSR-LV4CQN48PC7I6_V1.1 User Guide Download
- DK_START_GW1NSR-LV4CQN48GC7I6_V1.1 SCH Download
Contact Sample