In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Back
DK_VIDEO_GW5AT-LV60UG225_V1.0
The DK_VIDEO_GW5AT-LV60UG225_V1.0 is a video-focused FPGA development board based on the GW5AT Arora V FPGA, designed for high-speed memory access, video processing, and multi-protocol display interfaces.
It integrates DDR3 memory, SerDes, and a comprehensive set of video and camera interfaces, including LVDS, DisplayPort, HDMI, MIPI C-PHY, MIPI D-PHY, and MIPI D-PHY DSI, enabling efficient evaluation of complex video pipelines and high-speed communication systems.
Recommended Use:
Developing and validating high-speed video systems that require DDR3 memory and support for multiple MIPI, HDMI, and DisplayPort interfaces.
Best For:
- Video processing and display bridging
- MIPI C-PHY / D-PHY / DSI evaluation
- HDMI and DisplayPort interface development
- DDR3- and SerDes-based high-bandwidth systems
- FPGA functional verification and debugging
|
FPGA Resources |
|
|
Device |
GW5AT- LV60UG225 |
|
LUT4 |
59904 |
|
Flip-Flop (REG) |
59904 |
|
Shadow Static Random Access Memory SSRAM(Kb) |
468 |
|
Block Static Random Access Memory BSRAM(Kb) |
2124 |
|
Single PSRAM (bits) |
118 |
|
DSP |
118 |
|
Maximum phase locked loop (PLLs) |
8 |
|
Transceivers |
4 X 10.3125 Gbps |
|
LVDS(Gbps) |
1.25 |
|
MIPI D-PHY hardcore |
2.5Gbps (RX/TX) 4 data lanes 1 clock lane |
|
MIPI C-PHY hardcore |
2.5Gsps (=5.75Gbps,RX/TX)， 3-trios data lanes |
|
Interface & Function |
|
|
Memory |
64Mbit Nor Flash |
|
4Gbit DDR3 SDRAM |
|
|
Clock |
25MHz system clock |
|
135MHZ differential clock |
|
|
HDMI Interface |
1-lane HDMI 1.4 display interface, 1920*1080P@60Hz |
|
DP Interface |
1-lane DP input, 1920*1080@60Hz |
|
1-lane DP input, 1920*1080@60Hz |
|
|
LVDS Interface |
1-lane LVDS LCD interface |
|
MIPI Interface |
1-lane MIPI CPHY hard core, 2.5 Gsps per lane |
|
1-lane MIPI DPHY hard core, 2.5 Gbps per lane |
|
|
1-lane MIPI DPHY soft core, 2.0 Gbps per lane |
|
|
1-lane MIPI DSI interface |
|
|
UART Interface |
1-lane USB serial port |
|
Power |
|
|
Power-supply |
DC 5V 2A (powered by Type-C or ZH2.54-2P pin header) |
|
Dimension |
|
|
Core Board Dimension |
38mm x 38mm |
|
Carrier Board Dimension |
100mm x 62mm |
|
Environmental Specification |
|
|
Operating Temperature |
-40°C~85°C |
Documents Download
| Schematic | DK_VIDEO_GW5AT-LV60UG225_V1.0 Core Board SCH | Download |
| Schematic | DK_VIDEO_GW5AT-LV60UG225_V1.0 Carrier Board SCH | Download |
| User Guide | DK_VIDEO_GW5AT-LV60UG225_V1.0 Development Board User Guide | Download |
| User Guide | DK_VIDEO_GW5AT-LV60UG225_V1.0 Development Board Demo User Guide | Download |