In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Back
DK_VIDEO_GW5AT-LV60UG225_V1.0
DK_VIDEO_GW5AT-LV60UG225_V1.0 core board adopts Gowin GW5AT series FPGA devices, which is the 5 series products of Arora family with abundant internal resources, high-performance DSP with a new architecture that supports AI operations, high-speed LVDS interface and abundant BSRAM resources. At the same time, it integrates self-developed DDR3 and SerDes supporting multiple protocols and provides a variety of packages. It is suitable for applications such as low power, high performance and compatibility design.
DK_VIDEO_GW5AT- LV60UG225_V1.0 development board applies to high-speed data storage based on DDR3, high-speed communication based on MIPI, SerDes, integrates LVDS, DP, HDMI, MIPI C-PHY, MIPI D-PHY, and MIPI D-PHY DSI interfaces, supporting function evaluation, hardware verification, and software learning and debugging, etc.
|
FPGA Resources |
|
|
Device |
GW5AT- LV60UG225 |
|
LUT4 |
59904 |
|
Flip-Flop (REG) |
59904 |
|
Shadow Static Random Access Memory SSRAM(Kb) |
468 |
|
Block Static Random Access Memory BSRAM(Kb) |
2124 |
|
Single PSRAM (bits) |
118 |
|
DSP |
118 |
|
Maximum phase locked loop (PLLs) |
8 |
|
Transceivers |
4 X 10.3125 Gbps |
|
LVDS(Gbps) |
1.25 |
|
MIPI D-PHY hardcore |
2.5Gbps (RX/TX) 4 data lanes 1 clock lane |
|
MIPI C-PHY hardcore |
2.5Gsps (=5.75Gbps,RX/TX)， 3-trios data lanes |
|
Interface & Function |
|
|
Memory |
64Mbit Nor Flash |
|
4Gbit DDR3 SDRAM |
|
|
Clock |
25MHz system clock |
|
135MHZ differential clock |
|
|
HDMI Interface |
1-lane HDMI 1.4 display interface, 1920*1080P@60Hz |
|
DP Interface |
1-lane DP input, 1920*1080@60Hz |
|
1-lane DP input, 1920*1080@60Hz |
|
|
LVDS Interface |
1-lane LVDS LCD interface |
|
MIPI Interface |
1-lane MIPI CPHY hard core, 2.5 Gsps per lane |
|
1-lane MIPI DPHY hard core, 2.5 Gbps per lane |
|
|
1-lane MIPI DPHY soft core, 2.0 Gbps per lane |
|
|
1-lane MIPI DSI interface |
|
|
UART Interface |
1-lane USB serial port |
|
Power |
|
|
Power-supply |
DC 5V 2A (powered by Type-C or ZH2.54-2P pin header) |
|
Dimension |
|
|
Core Board Dimension |
38mm x 38mm |
|
Carrier Board Dimension |
100mm x 62mm |
|
Environmental Specification |
|
|
Operating Temperature |
-40°C~85°C |
Documents Download
| Schematic | DK_VIDEO_GW5AT-LV60UG225_V1.0 Core Board SCH | Download |
| Schematic | DK_VIDEO_GW5AT-LV60UG225_V1.0 Carrier Board SCH | Download |
| User Guide | DK_VIDEO_GW5AT-LV60UG225_V1.0 Development Board Demo User Guide | Download |
| User Guide | DK_VIDEO_GW5AT-LV60UG225_V1.0 Development Board User Guide | Download |