In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Back
DK_USB_GW5ART-LV15MG132P_V1.1
The GOWIN GW5ART series is part of the Arora family of FPGAs, designed to deliver high performance with rich internal resources. These FPGAs feature an advanced DSP architecture optimized for AI operations, high-speed LVDS interfaces, and ample BSRAM resources. Additionally, they integrate proprietary DDR3 and SerDes technology supporting multiple protocols and come in various package options, making them ideal for applications requiring low power consumption, high performance, and flexible compatibility.
The DK_USB_GW5ART-LV15MG132P_V1.1 development board is designed for MIPI high-speed communication and SDI video applications. It includes Type-C, MIPI, and SDI interfaces, enabling evaluation and development of MIPI C-PHY, MIPI D-PHY, USB 3.0, and SDI functionalities. This board supports hardware verification, software debugging, and function evaluation, making it a powerful tool for developers working with high-speed data transmission and video communication.
|
FPGA Resources |
|
|
Device |
GW5ART-LV15MG132P |
|
LUT4 |
15120 |
|
Flip-Flop (REG) |
15120 |
|
Shadow Static Random Access Memory SSRAM(Kb) SSRAM(Kb) |
118.125 |
|
Block Static Random Access Memory BSRAM(Kb) |
630 |
|
Single PSRAM (bits) |
64M |
|
DSP (27-bit x 18-bit) |
28 |
|
Maximum phase locked loop (PLLs) |
2 |
|
Transceivers |
4 X 10.3125 Gbps |
|
LVDS(Gbps) |
1.25 |
|
MIPI D-PHY hardcore |
2.5Gbps (RX/TX), 4 data lanes 1 clock lane |
|
MIPI C-PHY hardcore |
2.5Gsps (=5.75Gbps, RX/TX)， 3-trios data lanes |
|
Interface & Function |
|
|
Memory |
64Mbit Nor Flash |
|
Clock |
50MHz system clock |
|
148.5MHZ differential clock |
|
|
200MHz differential clock |
|
|
HDMI Interface |
1-lane HDMI input, 1080P@60Hz |
|
SDI Interface |
2-lanes SDI input, 3G SDI |
|
2-lanes SDI output, 3G SDI |
|
|
MIPI Interface |
1-lane MIPI CPHY with 2.5Gsps per lane |
|
1-lane MIPI DPHY with 2.5Gbps per lane |
|
|
1-lane MIPI DPHY softcore with 2.0 Gbps per lane, which can be used as LVDS RX |
|
|
USB Interface |
1-lane Type-C interface, supporting USB3.0 |
|
SMA Interface |
4 SMA interfaces, leading out one SerDes lane signal |
|
I2C Interface |
1-lane I2C interface for power-consumption measurement |
|
Power |
|
|
Power-supply |
DC 12V 2A |
|
Dimension |
|
|
Board Dimension |
143.5mm x 80mm |
|
Environmental Specification |
|
|
Operating Temperature |
-40°C~85°C |