In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Back
DK_DP_GW5AT-LV60UG225_V1.0
DBUG1274-1.0E_DK_DP_GW5AT-LV60UG225_V1

The DK_DP_GW5AT-LV60UG225_V1.0 is a DisplayPort-focused FPGA development board based on the GW5AT Arora V FPGA, designed for high-speed display and camera interface evaluation, as well as DDR3 memory access.

It integrates DDR3 support and key interfaces, including DisplayPort RX/TX, MIPI C-PHY, MIPI D-PHY, and GPIO, providing a focused platform for validating display pipelines, camera connectivity, and high-speed FPGA-based systems.

Recommended Use:

Evaluating DisplayPort-based video systems and MIPI camera interfaces that require high-speed DDR3 memory access on an Arora V FPGA platform.

Best For:

  • DisplayPort RX/TX interface evaluation
  • MIPI C-PHY / D-PHY camera and display connectivity
  • DDR3-based high-bandwidth video systems
  • FPGA functional verification and debugging
Documents Download
Schematic DK_DP_GW5AT-LV60UG225_V1.0 SCH Download
User Guide DK_DP_GW5AT-LV60UG225_V1.0 Development Board User Guide Download
Contact Sample