In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Back
DK_START_GW5AST-LV138FPG676A_V1.0
DBUG1271-1.0E_DK_START_GW5AST-LV138FPG676A_V1

DK_START_GW5AST-LV138FPG676A_V1.0 development board applies to high-speed data storage based on DDR3, high-speed communication test based on MIPI, LVDS, SERDES, and FMC, GW5AST-138 series of FPGA function evaluation, hardware verification, and software learning and debugging, etc.

 

The development board uses the GW5SAT-LV138FPG676A FPGA device, which is one of the Gowin GW5SAT series of FPGA products. Gowin GW5AST series of FPGA products include abundant internal resources, high-performance DSP with a new architecture that supports AI operations, high-speed LVDS interface and abundant BSRAM resources. At the same time, it integrates self-developed DDR3, 12.5Gbps SerDes supporting multiple protocols (supported by GW5AST-138), and provides a variety of packages. It is suitable for applications such as low power, high performance and compatibility design. The 22nm process makes Arora V FPGA products suitable for high-speed, low-cost applications.

Documents Download
User Guide DK_START_GW5AST-LV138FPG676A_V1.0 Daughter Board User Guide Download
User Guide DK_START_GW5AST-LV138FPG676A_V1.0 Development Board User Guide Download
Schematic DK_START_GW5AST-LV138FPG676A_V1.0 SCH Download
Contact Sample