In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface/ Protocol Interface
Starter Kits and Development Boards
Back
Gowin FIFO SC HS

IP Introduction

Gowin FIFO IP contains synchronous FIFO (FIFO SC HS) IP and
asynchronous FIFO (FIFO HS) IP.

  • The read ports signals and write ports signals of the synchronous FIFO are all controlled by one clock domain;
  • The read ports signals and write ports signals of the asynchronous FIFO are controlled by two independent clock domains.

 

The Gowin IP Core Generator can be used to generate a FIFO IP with single-cycle read/write and configurable ports. The configuration port is such that you can generate

 

FIFO SC HS IP Function and Feature

  • The implementation type of the internal storage structure of FIFO SC HS IP is configurable, including block SRAM, Shadow SRAM and LUT;
  • Write data depth is configurable. The depth is 2n, and the maximum value is 65536;
  • Write data bit width is configurable. The size is 1-256 bit;
  • The depth and bit-width of read/write data are equal;
  • The output of the write data number is configurable. Users can choose whether to output the write number data;
  • The flag signal output is optional. You can choose to output an almost-empty flag, an almost-full flag or no flag;
  • If you choose to output an almost-empty or almost-full flag, the threshold of almost-empty, almost-full is configurable. They can be set as: Static single constant threshold, Static double constant threshold, Dynamic single input threshold, Dynamic double input threshold;
  • The ECC check function is optional. The ECC check function can be selected when the FIFO SC HS storage structure is achieved by block SRAM and the read/write bit-width are equal and are all below than 64bit;
  • The output register function is configurable. If you choose the output register function, the read-enable (RdEn) control is optional. If the user chooses enable-control, the output register is controlled by RdEn, and the last data cannot be output. If you choose the output register function instead of read-enable control, the read data output will be a cycle later, and the last data will be output.
  • First-Word Fall-Through function is supported.
Documents Download
User Guide Gowin FIFO HS User Guide Download
Contact Sample