In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_support
SUPPORT
Listen to Your Voices and Let Us Know Your Needs
Documentation Database
IP and Reference Design
Interface
Back
Gowin UHS2 PSRAM Memory Interface

Introduction

Gowin UHS2 PSRAM memory interface IP is a customized PSRAM memory interface IP, which conforms to PSRAM standard protocol. The IP includes PSRAM memory controller logic and physical interface design. Gowin UHS2 PSRAM memory interface IP provides users with a common command interface to interconnect with PSRAM memory chips to meet their memory access requirements.

 

Features

  • The supported PSRAM memory chip model is AP26408A-OKX, and the data width is 8bit;
  • Programmable burst length 8B-2KB;
  • Support Array write/read and Array linear write/read mode;
  • The ratio of IP system master clock to PSRAM interface clock is 1:4;
  • Support initial READ_WRITE latency is 24_12/20_10/16_6/13_5/9_5;
  • Support Self-refresh mode;
  • Support Half-sleep mode;
  • Configurable driving strength;
  • Configurable Trim value for decision level;
  • Work Rate: Maximum speed 1066Mbps.
Documents Download
RefDesign Gowin_UHS2_PSRAM_Memory_Interface_RefDesign Download
User Guide Gowin UHS2 PSRAM Memory Interface IP User Guide Download