お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
同意します
inner_banner_support
サポート
ドキュメンテーション・データベース
IP and Reference Design
Interface/ Protocol Interface
戻る
DK_START_GW5AR-LV25UG256PC2I1_V1.0
DK_START_GW5AR-LV25UG256PC2I1_V1.0

Gowin GW5AR series of FPGA products are the 5 series products of Arora family. As a kind of SIP chips, the GW5AR series of FPGA product integrates a PSRAM memory chip on the basis of the GW5A, with abundant internal resources, high-performance DSP with a new architecture that supports AI operations, high-speed LVDS interface and abundant BSRAM resources. At the same time, it integrates selfdeveloped DDR3, and provides a variety of packages. It is suitable for applications such as low power, high performance and compatibility design. GOWINSEMI also provides a newly independently developed FPGA hardware development environment for the market, which supports the GW5AR series of FPGA products. This environment provides a onestop solution for FPGA synthesis, placement, routing, bitstream file generation, and downloading.

 

DK_START_GW5AR-LV25UG256PC2I1_V1.0 development board applies to Ethernet communication, LVDS communication, and MIPI communication; integrates MIPI, LVDS-TX, LVDS-RX, Ethernet, USB, and GPIO interfaces, etc, supporting FPGA’s MIPI D-PHY function evaluation, hardware reliability verification, and software learning and debugging, etc.

ドキュメントをダウンロード
Schematic DK_START_GW5AR-LV25UG256PC2I1_V1.0 SCH ダウンロード
User Guide DK_START_GW5AR-LV25UG256PC2I1_V1.0 Development Board User Guide ダウンロード
お問い合わせ サンプル