お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
サポート
戻る
DK_START_GW5AR-LV25UG256PC2I1_V1.0
The DK_START_GW5AR-LV25UG256PC2I1_V1.0 is a feature-rich FPGA development board based on the GW5AR Arora FPGA, which integrates on-chip PSRAM for simplified memory access alongside high-performance logic and DSP resources.
The board supports Ethernet, MIPI, and LVDS communication, integrating MIPI D-PHY, LVDS TX/RX, Ethernet, USB, and GPIO interfaces to provide a flexible platform for evaluating high-speed I/O, embedded memory architectures, and system-level FPGA designs.
Recommended Use:
Evaluating FPGA designs that require integrated PSRAM memory along with Ethernet, MIPI, and LVDS interfaces on a single Arora FPGA platform.
Best For:
- FPGA designs using integrated PSRAM (SiP)
- MIPI D-PHY interface evaluation
- LVDS-based data communication
- Ethernet-enabled FPGA systems
- Hardware reliability verification and debugging