お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
同意します
inner_banner_support
サポート
ドキュメンテーション・データベース
IP and Reference Design
Interface/ Protocol Interface
戻る
DK_START_GW5AST-LV138FPG676A_V2.1
DK_START_GW5AST-LV138FPG676A_V2.1

DK_START_GW5AST-LV138FPG676A_V2.1 development board applies to high-speed data storage based on DDR3, high-speed communication test based on MIPI, LVDS, SERDES, and FMC, GW5AST-138 series of FPGA function evaluation, hardware verification, and software learning and debugging, etc.

 

The development board uses the GW5AST-LV138FPG676A FPGA device, which is one of the Gowin GW5AST series of FPGA products. Gowin GW5AST series of FPGA products include abundant internal resources, high-performance DSP with a new architecture that supports AI operations, high-speed LVDS interface and abundant BSRAM resources. At the same time, it integrates self-developed DDR3, 12.5Gbps SerDes supporting multiple protocols (supported by GW5AST-138), and provides a variety of packages. It is suitable for applications such as low power, high performance and compatibility design. The 22nm process makes Arora V FPGA products suitable for high-speed, low-cost applications.

ドキュメントをダウンロード
User Guide DK_START_GW5AST-LV138FPG676A_V2.1 Development Board User Guide ダウンロード
Schematic DK_START_GW5AST-LV138FPG676A_V2.1 SCH ダウンロード
お問い合わせ サンプル