お客様のブラウジング体験を最適化するために、当社はCookieを使っています。あなたはこのサイトを閲覧するときのCookieの使用に同意します。
Cookieとあなたの個人情報の詳細については、当社のプライバシーポリシーをご覧下さい。
サポート
戻る
DK_START_GW5AT-LV60PG484A_V1.1
The DK_START_GW5AT-LV60PG484A_V1.1 is a high-speed, video-oriented FPGA development board based on the GW5AT Arora V FPGA, designed for DDR3 memory access, MIPI and SFP communication, and video interface evaluation.
It integrates DDR3 support and a broad set of interfaces, including LVDS, MIPI, SDI-IN/OUT, Ethernet, HDMI-TX, HDMI-RX, and an ADC interface, enabling efficient evaluation of video pipelines, high-speed I/O, and complex FPGA-based systems.
Recommended Use:
Evaluating DDR3-based designs and high-speed video interfaces, including MIPI, HDMI, and SDI, on a single Arora V FPGA platform.
Best For:
- Video processing and video bridging
- MIPI and SFP high-speed communication
- HDMI and SDI interface evaluation
- DDR3-based high-bandwidth systems
- FPGA functional evaluation and debugging