@W: MT420 |Found inferred clock Integer_Multiply_Divider_Top|clk with period 7.71ns. Please declare a user-defined clock on port clk.
