@W: MT420 |Found inferred clock top|clk with period 7.71ns. Please declare a user-defined clock on port clk.
