



PCB CONTENT

SCHEMATIC	CONTENT	PAGE
COVER PAGE	COVER PAGE	01
POWER TREE	POWER TREE	02
POWER	VCC5P0,VCC3P3,VCC1P8,VCC0P9	03
FPGA	GW3A-LV20UG324S	04-05
HUB75	HUB75	06-07
USB-JTAG &DDR2	USB-JTAG DDR2 SDRAM	08
ETHERNET	RTL8211E	09
MCU	STM32F103C8T6	10




PCB DIAGRAM




POWER TREE




POWER IN
(Type-C)
+5V IN





DC/DC 3.3V/1A




DC/DC 1.8V/1A




DC/DC 0.92V/1.5A




Mark



Power Test Hole



Mounting Hole





D

5

C

B

A



[5] F_LED1 <<

[5] F_LED2 <<

[5] F_CLK_50M <<

3


[5] F_READY <<

[5] F_MODE1 <<

[5] F_MODE1 <<

[5] F_MODE1 <<

[5] F_DONE <<



2

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<

[8] F_TCK <<

[8] F_TDI <<

[8] F_TDO <<

[8] F_TMS <<


[8] F_TCK &

D


C

B

A




4




3

FPGA CONFIG PIN



2































D






















C

B

A








4



E

1



PHY2 Address:	PHY1 Address:
PHYAD0=1	PHYAD0=0
PHYAD1=1	PHYAD1=0

LED INDICATOR:


LED0: Blinking=Transmitting or Receiving

LED1: Low=Link Up High=Link Down


LED2: Blinking=Transmitting or Receiving

Low=Link Up High=Link Down


			
Title DK_LED-RxCARD_GW3A-LV20UG324S			
Size A3	Document Number EHTERNET(RTL8211E)		Rev V2.1
Date:	Friday, September 18, 2009	Sheet 0 of 10	




CRYSTAL 8MHz




MCU RST



MCU LED



MCU AT-LINK CONNECTOR



MCU BOOT

