


SCHEMATIC	CONTENT	PAGE
PAGE1	COVER PAGE	1
PAGE2	POWER	2
PAGE3	FPGA-Config	3
PAGE4	FPGA-POWER	4
PAGE5	DP,PCIE	5



Q0&Bank3

PCIEx4

MIPI_M0&Bank1


DPHY-HARD-CORE

MIPI_M1&Bank1

CPHY-HARD-CORE

Bank1

GPIO*6



Q0-REFCLK1

200M-SERDES-CLK

Bank4

200M-DIFF-CLK











Bank3

50M-CLK

Bank1&3&4

LEDx3&KEYx1

POWER



Title			
DK_PCIE_GW5ART-LV15MG132P			
Size	Document Number		Rev
A3	POWER		1.1
Date:	Friday, May 08, 2026	Sheet	2 of 5

