

D


C

B


A

SCHEMATIC	CONTENT	PAGE
COVER PAGE	COVER PAGE	01
DIAGRAM	PCB DIAGRAM	02
POWER	VCC3P3, VCC2P8, VCC2P5, VCC1P8, VCC1P2, VCC0P9	03~05
FPGA-1	MIPI, SPI-FLASH, SPI, CLOCK, CONFIG	06
FPGA-2	EDP-TX, EDP-RX	07
FPGA-3	LVDS/MIPI, USB-JTAG, OSC, RST, LED	08
FPGA-4	FPGA POWER&GND	09


PCB DIAGRAM




POWER TREE




12V INPUT




DC/DC 2.5V/2A




DC/DC 2.8V/1A




DC/DC 3.3V/1A




DC/DC 1.2V/3A




Power Test Hole



Mounting Hole




Mark




Title		
DK_EDP_GW5ART-LV15MG132P_V1.0		
Size	Document Number	Rev
A3	POWER I	V1.0
Date:	Wednesday, July 10, 2024	Sheet 4 of 9

LDO 0.9V/1A




$$V_{out} = 800mV + \text{sum}(\text{pins connected to GND})$$

LDO 0.9V/0.5A






$$V_{out} = 800mV + \text{sum}(\text{pins connected to GND})$$


LDO 1.8V/2A







$$V_{out} = 800mV + \text{sum}(\text{pins connected to GND})$$




Power Test Hole




Title		
DK_EDP_GW5ART-LV15MG132P_V1.0		
Size	Document Number	Rev
A3	POWER II	V1.0
Date:	Wednesday, July 10, 2024	Sheet 5 of 9




MIPI




FPGA CONFIG PIN




SPI (Remote upgrade)







CLOCK IN (SMA)





Q0 CLK135MHZ



EDP-TX






EDP-RX




USB<->JTAG (FPGA Download)



GW5ART:VCCIO1-> 1.8V (PSRAM)
GW5AT :VCCIO1 -> 2.5V/1.8V




DPHY/LVDS



DPHY/LVDS



OSC



RST

