











SCHEMATIC	CONTENT	PAGE
PAGE1	COVER PAGE	1
PAGE2	SYSTEM DIAGRAM	2
PAGE3	POWER	3
PAGE4	POWER	4
PAGE5	POWER	5
PAGE6	FPGA-Config	6
PAGE7	FPGA-Power	7
PAGE8	DDR3	8
PAGE9	DP	9
PAGE10	MIPI	10
PAGE11	USB	11












Title		
DK_DP_GW5AT-LV60UG225		
Size	Document Number	Rev
A3	POWER TREE	1.0
Date:	Friday, July 26, 2024	Sheet 3 of 11

POWER
















File		DK_DP_GW5AT-LV60UG225
Size	Document Number	Rev
A3	POWER	1.0
Date:	Thursday, July 25, 2024	Sheet 4 of 11

POWER







File	DK_DP_GW5AT-LV60UG225	
Size	A3	Document Number
Date	Thursday, July 25, 2024	POWER
Sheet	5	of 11
Rev	1.0	

FPGA-Config




FPGA-POWER






DK_DP_GW5AT-LV60UG225		
Size A3	Document Number PFGA-POWER	Rev 1.0
Date: Thursday, July 25, 2024	Sheet 7	of 11

DDR3








DP



Title: DK_DP_GW5AT-LV60UG225		
Size: A3	Document Number: DP-RX,DP-TX	Rev: 1.0
Date: Thursday, July 25, 2024	Sheet: 9	of 11


MIPI&GPIO



如果选择内部端接, 则外部100R端接 NC掉

USB

USB to JTAG



FILE	DK_DP_GW5AT-LV60UG225	
Size	Document Number	Rev
A3	USB	1.0
DATE	Thursday, July 25, 2024	Sheet 11 of 11