































SCHEMATIC	CONTENT	PAGE
TOP	COVER PAGE, PLACEMENT	1-2
FPGA	FPGA	3
POWER	DC5V to 3.3V, 2.5V, 1.8V, 1.2V	4
Download	FPGA Download, ARM Download	5
INOUT	GPIO, LED, KEY, UART, LVDS/MIPI	6-7
















GOWIN Copyright (c) 2020 by Gowin Semiconductor Corporation, Ltd		
File DK_START_GW1NSR-LV4CQN48GC7I6		
Size A3	Document Number LVDS/MIP1	Rev V1.1
Date: Monday, September 13, 2021	Sheet 6	of 7



GOWINNE Copyright (c) 2020 by Gowin Semiconductor Corporation, Ltd		
Title DK_START_GW1NSR-LV4CQN48GC7I6		
Size A3	Document Number GPIO,LED,KEY,UART	Rev V1.1
Date: Monday, September 13, 2021	Sheet 7 of 7	