@W: MT420 |Found inferred clock fra_div|clk with period 4.71ns. Please declare a user-defined clock on port clk.
