



**GW1N-LV2QN88**

D

**A**



- Notes:
1. F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
  2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV2QN88	2.7





**Notes:**


1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
Gowin FPGA-AUTOMOTIVE Minimum System Diagram	
Size	Document Number
B	GW1N-LV4QN88
Rev	2.7
Date:	Thursday, April 11, 2024
Sheet	2 of 10

**Notes:**








1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.





Title	
GOWIN Minimum System Diagram	
Size	Document Number
B	GW1N-LV9QN88F
	Rev 2.7


# GW1NZ-LV1QN48



## Notes:

1. F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
Gowin FPGA-AUTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NZ-LV1QN48	2.7
Date:	Thursday, April 11, 2024	Sheet 5 of 10






#### Notes:


- Notes:**

  - 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title			Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size A3	Document Number GW2A-LV18PG256			Rev 2.7	
Date: Thursday April 11 2024		Sheet 6	of 10		




\*External Flash, used to store downloaded programs



## \*Configuration mode signal selection



RECONFIG\_N << R55 4.7K VCC03  
+configuration\_reset\_section




#### \*JTAG download section

#### Notes:

- NOTES:**

  - 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.

# GW5A-LV25PG256



Notes:  
1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714,

Arora V 25K FPGA Products Programming and Configuration Guide .

3. It is recommended that add an ESD protection chip to the JTAG download circuit.

4. VCC core voltage requires a large current, so it is recommended to supply power separately.

5. The MODE pin is the GowinCONFIG configuration mode selection signal.

For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714,


Arora V 25K FPGA Products Programming and Configuration Guide .

Title: GOWIN Minimum System Diagram

Size: C Document Number: GW5A-LV25PG256

Date: Thursday, April 11, 2024

Rev: 2.7



Notes:

1. F CLK signal is an external input clock signal.














It is recommended that F CLK signal be provided through an active driver.

2.External Flash memory is used to store downloaded programs.

For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Model Selection".

3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
4. VCC core voltage requires a large current, so it is recommended to supply power separately.

<b>Title</b> GOWIN Minimum System Diagram		
<b>Size C</b>	Document Number GWSA-LV23UG324F	<b>Rev</b> 2.7
<b>Date:</b> Thursday, April 11, 2024		<b>Sheet</b> 9 <b>of</b> 10



## Notes:

1. F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.

GW5AT Minimum System Diagram	
Size A2	Document Number GW5AT-LV138UG324A
Date Thursday, April 11, 2024	Rev. 27
Sheet 10 of 10	