


GW5AR-LV25UG256P



Notes:

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, *Arora V 25K FPGA Products Programming and Configuration Guide*.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, *Arora V 25K FPGA Products Programming and Configuration Guide*.

Title		GOWIN Minimum System Diagram
Size	Document Number	Rev
C	GW5AR_LV25UG256P	22

Date: Sunday, February 18, 2024 Sheet 1 of 1