










## Notes:

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title		Document Number		Rev
Spec	C	GW5A-EV25LQ100	22	
Date	Thursday, March 28, 2024	Sheet	1	of 14













## Notes:

- F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide .
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide .


File GOWIN Minimum System Diagram		
Size C	Document Number GW5A-EV25MG196S	Rev 2.2
Date: Thursday, March 28, 2024	Sheet: 2 of 14	

# GW5A-EV25PG256C







GW5A-EV25-PG256S




GW5A-EV25-PG256S




GW5A-EV25-PG256S




GW5A-EV25-PG256S




GW5A-EV25-PG256S








GW5A-EV25-PG256S



GW5A-EV25-PG256S




GW5A-EV25-PG256S



Notes:  
 1. F CLK signal is an external input clock signal.  
 It is recommended that F CLK signal be provided through an active oscillator crystal.

2. External Flash memory is used to store downloaded programs.  
 For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.  
 3. It is recommended that add an ESD protection chip to the JTAG download circuit.  
 4. The MODE pin is the GowinCONFIG configuration mode selection signal.  
 For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.


Title		GOWIN Minimum System Diagram
Size	Document Number	C GW5A-EV25PG256S
Rev		2.2
Date:	Thursday, March 28, 2024	Sheet 4 of 14

**Notes:**

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

Title		GOWIN Minimum System Diagram
Size	Document Number	Rev
C	GW5A-EV25UG225S	22






Date: Thursday, March 28, 2024 Sheet 5 of 14










**Notes:**

- F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title GOWIN Minimum System Diagram		
Size C	Document Number GW5A-EV25UG256C	Rev 2.2
Date Thursday, March 28, 2024	Sheet 6 of 14	



GW5A-EV25UG324S









**Notes:**

- F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title		GOWIN Minimum System Diagram
Size	Document Number	Rev
C	GW5A-EV25UG324S	22
Date:	Thursday, March 28, 2024	Sheet 7 of 14








# GW5A-LV25LQ100



## Notes:

- F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the 'GowinCONFIG' configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25LQ100	2.2
Date:	Thursday, March 28, 2024	Sheet 8 of 14





Title GOWIN Minimum System Diagram		
Size C	Document Number GW5AT-75KUG464	Rev 2.2
Date Thursday, March 28, 2024	Sheet 9 of 14	



**Notes:**

- 1. F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, *Aurora V 25K FPGA Products Programming and Configuration Guide*.
- 3. It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4. VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, *Aurora V 25K FPGA Products Programming and Configuration Guide*.




# GW5A-LV25MG121N



GW5A-25K-MG121N




GW5A-25K-MG121N



- Notes:**
- 1.F\_CLK signal is an external input clock signal.
  - It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - External Flash memory is used to store downloaded programs.
  - For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
  - 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
  - 5.The MODE pin is the GowinCONFIG configuration mode selection signal.
  - For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

Title		GOWIN Minimum System Diagram
Size	Document Number	GW5A-T-75K-UG464
C	Rev	2.2
Date:	Thursday, March 28, 2024	Sheet 10 of 14


# GW5A-LV25MG196S





## Notes:

- F\_CLK signal is an external input clock signal.
- It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

File GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25MG196S	2.2




**Notes:**

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- It is recommended that add an ESD protection chip to the JTAG download circuit.
- VCC core voltage requires a large current, so it is recommended to supply power separately.
- The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .

File: GOWIN Minimum System Diagram		
Size	Document Number	Rev
C	GW5A-LV25UG225S	2.2
Date: Thursday, March 28, 2024	Sheet: 13	of 14

# GW5A-LV25UG324



**Notes:**

1. F CLK signal is an external input clock signal.
2. External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.
4. VCC core voltage requires a large current, so it is recommended to supply power separately.
5. The MODE pin is the GowinCONFIG configuration mode selection signal.
- For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Aurora V 25K FPGA Products Programming and Configuration Guide.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
C	GW5A-LV25UG324

Rev 2.2  
Date: Thursday, March 28, 2024 Sheet 14 of 14