
**Notes:**


- F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
Document Number	
Size	Rev
A3	2.0
Date: Thursday, April 06, 2023	Sheet 1 of 15


GW2AN-EV9XUG256




GW2AN-EV9XUG256




E14 IOR4A/RPLL1_T_IN/L
IOR4B/RPLL1_C_IN/L




H16 IOR28A/GCLKT_3/LVD
IOR28B/GCLKC_3/LVD





GW2AN-EV9XUG256




GW2AN-EV8XU/G256






GW3AN-EV8XUG356




JTAG mode selection signal section



GW2AN-EV9XUG256



READY << R11 4.7K VCCO1
*Configurable detection section









Notes:


- 1.F CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.

2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290
3.It is recommended that add an ESD protection chip to the JTAG download circuit

Title		GOWIN Minimum System Diagram		
Size	Document Number		Rev	
A3	GW2AN-EV9XUG256		2.0	
Date:	Thursday, April 06, 2023		Sheet	2 of 15







GW2AN-LV9XPG256













Notes:

- Notes:**

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size A3	Document Number GW2AN-LV9XPG256	Rev 2.0
Date: Thursday, April 06, 2023	Sheet 6	of 15



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
A3	GW2AN-LV9XUG256
Rev	2.0
Date:	Thursday, April 06, 2023
Sheet	7 of 15





Notes:

- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
















Title		GOWIN Minimum System Diagram		
Size	Document Number			Rev
Custom	GW2AN-LV9XUG324			2.0
Date:	Thursday, April 06, 2023	Sheet	8	of 15





Notes:










- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title	
Document Number	
Size	Rev
A3	2.0
GW2AN-UV9XPG256	
Date: Thursday, April 06, 2023	

Notes:










1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.




Notes:


1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title	
GOWIN Minimum System Diagram	
Size	Document Number
A3	GW2AN-UV9XUG256
Rev	2.0
Date:	Thursday, April 06, 2023

**Notes:**

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.



**Notes:**

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.