


Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.






Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV2QN88	2.7
Date:	Thursday, April 11, 2024	Sheet 1 of 10

# GW1N-LV4QN88









## Notes:









- 1.F CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.



Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV4QN88	2.7
Date:	Thursday, April 11, 2024	Sheet 2 of 10



- Notes:
- 1.F CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.











Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
B	GW1N-LV9QN88F	2.7
Date:	Thursday, April 11, 2024	Sheet 4 of 10

# GW1NZ-LV1QN48










## Notes:

- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
- 2.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NZ-LV1QN48	2.7
Date:	Thursday, April 11, 2024	Sheet 5 of 10


# GW2A-LV18PG256




- Notes:
1. F\_CLK signal is an external input clock signal. It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  2. External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
  3. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title			Gowin FPGA-AOTOMTIVE Minimum System Diagram
Size	Document Number	Rev	
A3	GW2A-LV18PG256	2.7	
Date:	Thursday, April 11, 2024	Sheet	6 of 10





GW2A-LV18QN88



- Notes:
- 1.F\_CLK signal is an external input clock signal.  
It is recommended that F\_CLK signal be provided through an active oscillator crystal.
  - 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
  - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.






\*External Flash, used to store downloaded programs



Title		
Gowin FPGA-AOTOMOTIVE Minimum System Diagram		
Size	Document Number	Rev
A3	GW2A-LV18QN88F	2.7
Date:	Thursday, April 11, 2024	Sheet 7 of 10

# GW5A-LV25PG256







Notes:

- 1.F CLK signal is an external input clock signal. It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs. For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal. For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.



***GW5A-LV25UG324F***



Notes:

- 1.F CLK signal is an external input clock signal.  
It is recommended that F CLK signal be provided through an active oscillator crystal.
- 2.External Flash memory is used to store downloaded programs.  
For details about SPI Flash model selection, see "Chapter 4.5 SPI Flash Selection" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide .
- 3.It is recommended that add an ESD protection chip to the JTAG download circuit.
- 4.VCC core voltage requires a large current, so it is recommended to supply power separately.
- 5.The MODE pin is the GowinCONFIG configuration mode selection signal.  
For details about how to select the Mode signal, see "Chapter 3.1 Configuration Modes" in UG714, Arora V 25K FPGA Products Programming and Configuration Guide.

Title GOWIN Minimum System Diagram			
Size C	Document Number GW5A-LV25UG324F	Rev 2.7	
Date: Thursday, April 11, 2024	Sheet	9	of 10

