













Notes:

1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.



Notes:


- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3.It is recommended that add an ESD protection chip to the JTAG download circuit.



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.

JTAG mode selection signal section




***JTAG download section**

Configuration completed detection section

Configurable detection section

Configuration reset section












Notes:

- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.


Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
Custom	GW2AN-EV18XUG324	2.0
Date:	Friday, April 07, 2023	Sheet 4 of 21















Title		GOWIN Minimum System Diagram
Size	Document Number	GW2AN-EV18XUG332
Custom	Rev	2.0

Date: Friday, April 07, 2023

Sheet 5 of 21






**Notes:**

1. F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.











Title	
GOWIN Minimum System Diagram	
Size	Document Number
A3	GW2AN-LV18XPG256
Date:	Rev
Friday, April 07, 2023	2.0






Notes:

- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.















JTAGSEL_N → R55 1K
JTAG mode selection signal section



Notes:

1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.







Notes:











- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.




**Notes:**

- F CLK signal is an external input clock signal.
- It is recommended that F CLK signal be provided through an active oscillator crystal.
- External Flash memory is used to store downloaded programs.
- For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
- It is recommended that add an ESD protection chip to the JTAG download circuit.

**Notes:**














1. F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
2. External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
3. It is recommended that add an ESD protection chip to the JTAG download circuit.






Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A3	GW2AN-UV18XPG256	2.0
Date:	Friday, April 07, 2023	Sheet 15 of 21










Notes:

- 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.








Notes:

- Notes:

 - 1.F_CLK signal is an external input clock signal.
It is recommended that F_CLK signal be provided through an active oscillator crystal.
 - 2.External Flash memory is used to store downloaded programs.
For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.
 - 3.It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		GOWIN Minimum System Diagram		
Size	Document Number			Rev
Custom	GW2AN-UV18XUG332			2.0
Date	Friday April 07 2023	Sheet	19	of 21



Notes:

1 E CLK signal is an external input clock signal

1.F CLK signal is an external input clock signal.
It is recommended that F CLK signal be provided through an active oscillator crystal.

It is recommended that F_CKE signal be provided through an External Flash memory is used to store downloaded programs

For details about SPI Flash model selection, see Chapter 10 SPI Flash Selection in UG290.

For details about SFI flash model selection, see Chapter 10 SFI Flash Selection. It is recommended that add an ESD protection chip to the JTAG download circuit.

