









# GW1NSR-LV4MG64P



Notes:

1. F\_CLK signal is an external input clock signal.

It is recommended that F\_CLK signal be provided through an active oscillator crystal.

2. It is recommended that add an ESD protection chip to the JTAG download circuit.

Title		
GOWIN Minimum System Diagram		
Size	Document Number	Rev
A4	GW1NSR-LV4MG64P	2.1
Date:	Wednesday, April 10, 2024	Sheet 1 of 1