In order to optimize your browsing experience we uses cookies. You agree to the usage of cookies when you browsing this site.
For more information regarding cookies and the processing of your personal data please read our Privacy Policy.
I understand
inner_banner_products
PRODUCTS
Low Power, High Performance, High Reliability
LITTLEBEE ®

 

 

  • Low Power Non-volatile FPGA
 
  • Best in class of Performance Cost Ratio
  • Small footprint
  • MIPI standard supported
  • Embedded pSRAM (GW1NR/1NSR only) 
 

 

Based on 55nm LP technology, LittleBee® family offers instant-on, non-volatile, low power, intensive I/O and small footprint FPGA (smallest as 2.4x2.3mm). The family is ideal for high-performance bridging application and the 
first FPGA that supports MIPI I3C and MIPI D-PHY standard in the industry. The LittleBee® family is also the first non-volatile FPGA with an embedded pSRAM in the industry, which further reduces the board space and enhances performance.

  • User Flash (GW1N-1)

- 100,000 write cycles

- Greater than10 years Data Retention at +85°C

- Selectable 8/16/32 bits data-in and data-out

- Page size: 256 Bytes

- 3μA standby current

- Page Write Time: 8.2ms

 

  • User Flash (GW1N-2/4/6/9)

- Up to 1,792Kbits

- 10,000 write cycles

 

  • Lower Power Consumption

- 55nm embedded flash technology

- LV: supports 1.2V core voltage

- UV: built-in linear regulator, supports1.8V, 2.5V, and 3.3V core voltage input

- Clock dynamically turning on/ turning off

 

  • Multiple I/O Standards

- LVCMOS33/25/18/15/12; LVTTL33, SSTL33/25/18 I, SSTL33/25/18 II, SSTL15; HSTL18 I, HSTL18 II, HSTL15 I; PCI, LVDS25, RSDS, LVDS25E, BLVDSE, MLVDSE, LVPECLE, RSDSE

- Input hysteresis option

- Supports 4mA,8mA,16mA,24mA,etc. drive options

- Slew Rate option

- Output drive strength option

- Individual Bus Keeper, Weak Pull-up, Weak Pull-down, and Open Drain option

- Hot Socket

 

  • High Performance DSP

- High performance digital signal processing ability

- Supports 9 x 9,18 x 18,36 x 36bit multiplier and 54bit accumulator;

- Multipliers cascading

- Registers pipeline and bypass

- Adaptive filtering through signal feedback

- Supports barrel shifter

 

  • Abundant Slices

- 4 input LUT (LUT4)

- Double-edge flip-flops

- Supports shift register and distributed register

 

  • Block SRAM with Multiple Modes

- Supports Dual Port, Single Port, and Semi Dual Port

- Supports bytes write enable

 

  • Flexible PLLs+DLLs

- Frequency adjustment (multiply and division) and phase adjustment

- Supports global clock

 

  • Built-in Flash Programming

-  Instant-on

-  Supports security bit operation

-  Supports AUTO BOOT and DUAL BOOT

 

  • Configuration

- JTAG configuration

- Up to 6 GowinCONFIG configuration modes: AUTOBOOT, SSPI, MSPI, CPU, SERIAL, DUAL BOOT

The GW1NZ series of FPGA products offer ultra-low power consumption, instant on, extreme low cost, non-volatile, high security, various packages, and flexible usage. They can be widely used in communication, industry control, consumer (especially mobile and wearable), etc.

 

Features

 

  • Ultra low power consumption

-55nm embedded flash technology

-LV: Supports 1.2V core voltage

-ZV: Supports 0.9V core voltage (below 10uW standby power consumption with Power Management)

-Power Management Module

-Clock dynamically turns on and off

 

  • Power Management Module

-SPMI: System power management interface hard core

 

  • User Flash

-64K bits

-Data Width: 32

- 10,000 write cycles

-Greater than ten years' data retention at +85 ℃

-Supports page erasure: 2048 bytes per page

-Duration: Max. 25ns

-Electric current

a) Read Operation: 2.19 mA/25 ns (VCC) & 0.5 mA/25 ns (VCCX) (MAX);

b) Write operation/erase operation: 12/12 mA(MAX)

-Quick page erasure/Write operation

-Clock frequency: 40MHz

-Write operation time: ≤16μs

-Page erasure time: ≤120 ms

 

  • Multiple I/O Standards

-LVCMOS33/25/18/15/12;LVTTL33, PCI,

-LVDS25E,BLVDSE,MLVDSE,LVPECLE,RSDSE

-Input hysteresis option

-Supports 4mA,8mA,16mA,24mA,etc. drive options

-Slew Rate option

-Output drive strength option

-Individual Bus Keeper, Weak Pull-up, Weak Pull-down, and Open Drain option

-Hot Socket

-I3C hard core, supports SDR mode

 

  • Abundant Slices

-Four input LUT (LUT4)

-Double-edge flip-flops

-Supports shifter register

-Supports shadow SRAM

 

  • Block SRAM with multiple modes

-Supports Dual Port, Single Port, and Semi Dual Port

-Supports bytes write enable

 

  • Flexible PLLs

-Frequency adjustment (multiply and division) and phase adjustment

-Supports global clock

 

  • Built-in Flash programming

-Instant-on

-Supports security bit operation

-Supports AUTO BOOT and DUAL BOOT

 

  • Configuration

-JTAG configuration

-Offers up to six GowinCONFIG configuration modes: AUTOBOOT, SSPI, MSPI, CPU, SERIAL, DUAL BOOT

 


  

GW1NZ Family Table

 

Device GW1NZ-1
LUT4 1,152
Flip-Flop (FF) 864

Shadow SRAM S-SRAM (bits)

4K

Block SRAM B-SRAM (bits)

72K
PLLs + DLLs 1 + 0
User Flash (bits) 64K
Max. User I/O on die 48
VCC 1.2V(LV) / 0.9V(ZV)

 


  

Package Information and Max. User I/O

 

Package

Pitch (mm)

Size (mm) GW1NZ-1
FN32 0.4 4 x 4 25
CS16 0.4 1.8 x 1.8 11

The GW1NSR series of FPGA products are the first generation products in the LittleBee® family and represent one form of SIP chip.The main difference between the GW1NS series and the GW1NSR series is that the GW1NSR series integrates abundant PSRAM. The GW1NSR series includes GW1NSR-2C and GW1NSR-2. ARM Cortex-M3 hard-core processor is embedded in the GW1NSR-2C device.

 

Features

  • Lower power consumption
    - 55nm embedded flash technology
    - Core voltage: 1.2V
    - Support LX and UX
    - Clock dynamically turns on and off
  • Integrate PSRAM system in package chip
  • Hard core processor

- Cortex-M3 32-bit RISC

- ARM3v7M architecture optimized for small footprint embedded applications

  • System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
    - Thumb compatible Thumb-2-only instruction set processor core for high code density
    - Up to 60 MHz operation
    - Hardware-division and single-cycle-multiplication
    - Integrated nested vectored interrupt controller (NVIC) providing deterministic interrupt handling
    - 26 interrupts with eight priority levels
    - Memory protection unit (MPU), providing a privileged mode for protecting operation system functionality
    - Unaligned data access, enabling data to be efficiently packed into memory
    - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
    - Timer0 and Timer1
    - UART0 and UART1
    - Watchdog
    - Debug port: JTAG and TPIU 
  • USB2.0 PHY
    - 480Mbps data speed, compatible with USB1.1 1.5/12Mbps data speed
    - Plug and play
    - Hot socket
  • ADC
    - Eight channels
    - 12-bit SAR AD conversion
    - Slew Rate: 1MHz
    - Dynamic range: >81 dB SFDR,>62 db SINAD
    - Linear performance: INL
  • User Flash
    - 1Mb storage space
    - 32-bit data width
  • Multiple I/O Standards
    - LVCMOS33/25/18/15/12; LVTTL33, SSTL33/25/18 I, SSTL33/25/18 II, SSTL15; HSTL18 I, HSTL18 II, HSTL15 I; PCI, LVDS25, RSDS, LVDS25E, BLVDSE
    - MLVDSE, LVPECLE, RSDSE
    - Input hysteresis option
    - Supports 4mA,8mA,16mA,24mA,etc. drive options
    - Slew Rate option
    - Output drive strength option
    - Individual Bus Keeper, Weak Pull-up, Weak Pull-down, and Open Drain option
    - Hot Socket
    - BANK0 supports MIPI input
    - BANK2 supports MIPI output
    - BANK0 and BANK2 support I3C
  • Abundant Slices
    - Four input LUT (LUT4)
    - Double-edge flip-flops
    - Supports shifter register
  • Block SRAM with multiple modes
    - Supports Dual Port, Single Port, and Semi Dual Port
    - Supports bytes write enable
  • Flexible PLLs+DLLs
    - Frequency adjustment (multiply and division) and phase adjustment
    - Supports global clock
  • Built-in Flash programming
    - Instant-on
    - Supports security bit operation
    - Supports AUTO BOOT and DUAL BOOT
  • Configuration
    - JTAG configuration
    - Supports on-chip DUAL BOOT configuration mode
    - Multiple GowinCONFIG configuration modes: AUTOBOOT, SSPI, MSPI, CPU, SERIAL

 

GW1NSR Family Table

Parameter GW1NSR-2 GW1NSR-2C GW1NSR-4 GW1NSR-4C
LUT4 1,728 1,728 4,608 4,608
FF 1,296 1,296 3,456 3,456
B-SRAM bits 72K 72K 180K 180K
B-SRAM quantity 4 4 10 10
18 x 18 Multiplier  -  - 16 16
User Flash bits 1M 1M 256K 256K
NOR FLASH(bits) - - - 32M(QN48G)
PLLs + DLLs 1 + 2 1 + 2 2+2 2+2
OSC 1, +/- 5% accuracy 1,+/- 5% accuracy 1,+/- 5% accuracy 1,+/- 5% accuracy
Hard Core Processor - Cortex-M3 - Cortex-M3
USB PHY USB2.0 PHY USB2.0 PHY - -
ADC Channels 1 1 - -
I/O Banks 4 4 4 4
Max. User I/O 102 102 106 106
Core Voltage 1.2V 1.2V 1.2V 1.2V

 

Note!

  • [1]Supports up to 8-channel ADC. For the details, please refer to Table 2-2 Package
    Information.

  

Package Information and Max. User I/O

 

Package

Pitch (mm)

Size (mm) GW1NSR-2/GW1NSR-2C GW1NSR-4 GW1NSR-4C
QN48 0.4 6 x 6 38(7)    
QN48P 0.4 6 x 6      
QN48G 0.4 6 x 6      
MG64P 0.5 4.2 x 4.2    55(8) 55(8)

 

GW1NS Video Training

Click Here

 

 


 

 GW1NS Family Table

 

Parameter GW1NS-2 GW1NS-2C GW1NS-4 GW1NS-4C
LUT4 1,728 1,728 4,608 4,608
FF 1,296 1,296 3,456 3,456
B-SRAM bits 72K 72K 180K 180K
B-SRAM quantity 4 4 10 10
18 X 18 Multiplier - - 16 16
S-SRAM bits 4,608 4,608 - -
User Flash bits 1M 1M 256K 256K
PLLs + DLLs 1 + 2 1 + 2 2+2 2+2
OSC 1, +/- 5% accuracy 1,+/- 5% accuracy 1,+/- 5% accuracy 1,+/- 5% accuracy
Hard Core Processor - Cortex-M3 - Cortex-M3
USB PHY USB2.0 PHY USB2.0 PHY - -
ADC Channels 1 1 - -
I/O Banks 4 4 4 4
Max. User I/O 102 102 106 106
Core Voltage 1.2V 1.2V 1.2V 1.2V

 


 

Package Options with Max I/O (Refer to the latest datasheet for details)

 

Package Pitch(mm) Size(mm) GW1NS-2C GW1NS-2 GW1NS-4 GW1NS-4c
CS36 0.4 2.5 x 2.5 30(6) 30(6)  - -
CS49 0.4 -

-

- 42(8) 42(8)
QN32 0.5 5 x 5

25(4)

25(4)  - -
QN32U 0.5 5 x 5 16(2)  16(2) - -
QN48 0.4 6 x 6 38(7) 38(7) 38(4) 38(4)
LQ144 0.5 20 x 20 95(12)  95(12) - -

 


 

Embedded 32-bit RISC Microprocessor

  • Arm Cortex-M3 (60 MHz)
  • 128K User Flash

 

Embedded ADC

  • 8 Channels
  • 12-bit SAR AD conversion
  • 1 MHz Slew Rate
  • Up to 16 MHz sampling clock

 

Flash Configuration

  • Supports 2 image files
  • Supports Dual Boot
  • Online Upgradeable
  • Remote Upgrade

 

Integrated Development Flow for both M3 Core and FPGA Programming

  • Both the Cortex M3 IDE and GOWIN FPGA programming toolchain are integrated as one 

 

Embedded USB2.0 PHY

  • 480 Mbps data speed
  • Type-C compatible

 

Fixed MIPI D-PHY I/O

  • I/O's are fixed to accept GOWIN control logic IP for a fully compliant CSI/DSI solution

 

GW1NSR Version includes:

  • 32M-bits of embedded pSRAM memory
  • 8-bit wide, 332Mbps data rates (166 MHz clock)

 

Real-Time Operating Systems Supported

  • uCOSIII
  • FreeRTOS

The GW1NR embedded pSRAM memory products allow for more efficiency with on onboard memory and high-speed data rates.  It has been optimized with Low Power, Small Size, and Thinnest Package in mind.

 

Features:

  • Embedded 64 Mb pSRAM
  • Supports 16-bit wide data, up to 166MHz clock rate/332Mbps data speeds
  • Small package sizes
  • Low power consumption
  • Dual Boot FPGA
  • Remote upgradeable bitstream

 


 

GW1NR Family Table

 

Device GW1NR-4/GW1NR-4B GW1NR-9
LUT4 4,608 8,640
Flip-Flop (FF) 3,456 6,480
ShadowSRAM S-SRAM(bits) 0 17,280
Block SRAM B-SRAM(bits) 180K 468K
Number of B-SRAM  10 26
User Flash (bits) 256K 608K
SDR SDRAM(bits) 64M 64M
Embedded pSRAM(bits)

32M(QN88)

64M(MG81)

64M (QN88/LQ144)

128M (MQ100)

18 x 18 Multiplier 16 20
PLLs+DLLs 2+2 2+4
I/O Bank Number 4 4
Max. User I/O 218 276
Core Voltage (LV) 1.2V 1.2V
Core Voltage (UV) 2.5V/3.3V 2.5V/3.3V

 


 



Package Options and Max I/O (* Refer to the latest datasheet for details)

  

Package Pitch (mm) Size (mm) GW1NR-4  GW1NR-9 Memory
QN88 0.4 10 x 10

70(11)

70(17)

SDR SDRAM/

PSRAM

LQ144 0.5 20 x 20 - 120(20) PSRAM
MG81 0.5 4.5 x 4.5 68(10) - PSRAM
MG100 0.5 5 x 5 - 87(17) PSRAM

GW1N Family Table

 

Device GW1N-1

GW1N-2

GW1N-2B

GW1N-4/

GW1N-4B

GW1N-6 GW1N-9 GW1N-1S
LUT4 1,152 2,304 4,606 6,912 8,640 1,152
Flip-Flop (FF) 864 1,728 3,456 5,184 6,480 864
ShadowSRAM S-SRAM(bits) 0 0 0 13,824 17,280 0
Block SRAM B-SRAM(bits) 72K 180K 180K 468K 468K 72K
Number of B-SRAM  4 10 10 26 26 4
User Flash (bits) 96K 256K 256K 608K 608K 96K
18 x 18 Multiplier 0 16 16 20 20 0
PLLs+DLLs 1+0 2+2 2+2 2+4 2+4 1+0
I/O Bank Number 4 4 4 4 4 3
Max. User I/O 120 218 218 276 276 44
Core Voltage (LV) 1.2V 1.2V 1.2V 1.2V 1.2V 1.2V
Core Voltage (UV) - 1.8v/2.5V/3.3V 1.8v/2.5V/3.3V 1.8v/2.5V/3.3V 1.8v/2.5V/3.3V -

 


 

Package Options and Max I/O (* Refer latest datasheet for details)

 

Package Pitch (mm) Size (mm2) GW1N-1S GW1N-1 GW1N-2 GW1N-4 GW1N-6 GW1N-9
CS30 0.4 2.4 x 2.3 23 24 - - - -
CM64 0.5 4.1 x 4.1  - - - - 55(16) 55(16)
FN32 0.4 4 x 4  25 - - - - -
CS72 0.4 3.6 x 3.3  - - 57(19) 57(19) - -
QN32 0.5 5 x 5  - 26 24(3) 24(3) - -
QN48 0.4 6 x 6  - 41 40(9) 40(9) 40(12) 40(12)
QN88 0.4 10 x 10  - - 70(11) 70(11) 70(19) 70(19)
LQ100 0.5 14 x 14  - 79 79(13) 79(13) 79(20) 79(20)
LQ100X-LV 0.5 14 x 14 - 79 - - - -
LQ100X-UV 0.5 14 x 14 - 79 - - - -
LQ144 0.5 20 x 20  - 116 119(22) 119(22) 120(28) 120(28)
LQ176 0.4 22 x 22  - 147(37) 147(37)
EQ144 0.5 20 x 20  - 120(28) 120(28)
EQ176 0.4 20 x 20 147(37) 147(37)
MG160 0.5 8 x 8 - 131(25) 131(25) 131(38) 131(38)
MG196 0.5 8 x 8  - 113(35) 113(35)
PG256 1.0 17 x 17 - 207(32) 207(32) 207(36) 207(36)
PG256M 1.0 17 x 17 - 207(32) 207(32) - -
UG169 0.8 11 x 11 - 129(38) 129(38)
UG256 0.8 14 x 14 207(36) 207(36)
UG332 0.8 17 x 17 - - - 273(43) 273(43)

GW1N-1S

GW1N-1S

The GW1NRF Bluetooth FPGA product features FPGA fabric, a power optimized 32-bit microprocessor, a power management unit capable of power as low as 5nA and a Bluetooth 5.0 Low Energy radio.  This extends the capabilities of Bluetooth devices by adding the flexible IO and heterogenous computing capabilities of the FPGA.

 

Features

  • Integrated Bluetooth 5.0 Low Energy Radio
  • 4k LUT FPGA
  • 32-bit Power Optimized ARC Processor 

- 136kB ROM

- 128kB OTP for power efficiency

- 48kB IRAM and 28kB DRAM

  • Power Management Unit

-    5nA Chip Disable1 

-  < 1uA Sleep and Deep Disable1

-  < 5mA Processor + FPGA Active

  • Built-in DCDC Step Up/Down Regulator for Battery Operation
  • Hardened Security

- TRNG

- AES-128 Encryption Engine

- ECC-P256 Key Generator

 

 

Device

GW1NRF-LV4B

LUT4 4,606
Flip-Flop (FF) 3,456
ShadowSRAM S-SRAM(bits) 0
Block SRAM B-SRAM(bits) 180K
Number of B-SRAM  10
User Flash (bits) 256K
18 x 18 Multiplier 16
PLLs+DLLs 2+2
I/O Bank Number 4
Max. User I/O 25
FPGA Core Voltage (LV) 1.2V
FPGA Core Voltage (UV) 1.8v/2.5V/3.3V
Bluetooth 5.0 LE RF
Yes
32-bit ARC Processor
Yes
Processor ROM (Bytes)
136K
Processor OTP (Bytes)
128K
Processor IRAM/DRAM (Bytes)
48K/28K
Security Core
Yes
Power Management Unit
Yes
DCDC Step Up/Down Regulator Yes

 

Package Options and Max I/O (* Refer latest datasheet for details)

 

Package

Pitch (mm)

Size (mm) GW1NRF-LV4B
QFN48 0.4 6 x 6 25(4)

GW1NSE SecureFPGA products provide a Root of Trust based on SRAM PUF technology. Each device is factory provisioned with a unique key pair that is never exposed outside of the device.  This widely applicable feature can be used for a variety of consumer and industrial IoT, edge and server management applications.

 

Features:

  • SRAM PUF (Physically Unclonable Function) Security
    • Root key pair generated based on intrinsic properties of internal device SRAM
    • Key pair generated at power up and never stored in the device
  • Intrinsic ID BroadKey-Pro Security Library
    • Includes device identification, encryption and symmetric and asymmetric key generation
    • Example code for calling user functions
  • Factory Provisioning
    • Device initialized with a key pair based on SRAM PUF
    • Private key never exposed during the manufacturing process
    • CSR and Certificate generated for each individual device
  • Common User Applications
    • Secure Boot
    • Key and Signature Generation
    • Encryption/Decryption                 .

 

GW1NSE Secure FPGA Table

Parameter

GW1NSE-2C

GW1NSE-4C

LUT4

1728

4606

FF

1296

3456

B-SRAM (Kbits)

72K

180K

B-SRAM (#)

4

10

S-SRAM (bits)

4608

0

User Flash (Kbits)

1024

256

User RAM (Kbits)

 

256

pSRAM (Mbits, Optional)

32

32

Additional Flash (Mbits, Optional)

 

32

18X18 Multiplier

  16

PLLs + DLLs

1 + 2

2+2

OSC

1, +/- 5% accuracy

1, +/- 5% accuracy

Hard Core Processor

Cortex-M3

Cortex-M3

USB 2.0 PHY

1

0

ADC Channels

8

0

I/O Banks

4

3

Max. User I/O

102

106

Core Voltage

1.2V

1.2V

 

Package

Pitch(mm)

Size(mm)

GW1NSE-2C

QN48

0.4

6 x 6

39(7)

LQ144

0.5

20 x 20

91(11)